NDLTD Global ETD Search
  • Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 156
  • 19
  • 17
  • 17
  • 10
  • 9
  • 5
  • 5
  • 5
  • 4
  • 2
  • 1
  • 1
  • Tagged with
  • 296
  • 296
  • 241
  • 221
  • 115
  • 84
  • 47
  • 41
  • 41
  • 37
  • 37
  • 34
  • 32
  • 32
  • 30
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.

Search results

Showing 51 to 60 of 296 (0.045 seconds)

Spelling suggestions: "subject:"game array"" "subject:"gave array""

51

FPGA-based co-processor for singular value array reconciliation tomography

Coyne, Jack W. January 2007 (has links)
Thesis (M.S.)--Worcester Polytechnic Institute. / Keywords: hardware accelerator; SVD; digital signal processing; FPGA. Includes bibliographical references (leaves 115-117).
52

Power-efficient analog systems to perform signal-processing using floating-gate MOS device for portable applications

Chawla, Ravi. January 2004 (has links) (PDF)
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. / Paul Hasler, Committee Member ; Joy Laskar, Committee Chair ; Phil Allen, Committee Member ; Dave Anderson, Committee Member ; Mark T. Smith, Committee Member. Includes bibliographical references.
53

Field-programmable analog arrays a floating-gate approach /

Hall, Tyson Stuart. January 2004 (has links) (PDF)
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005. Directed by David Anderson. / Prvulovic, Milos, Committee Member ; Citrin, David, Committee Member ; Lanterman, Aaron, Committee Member ; Yalamanchili, Sudhakar, Committee Member ; Hasler, Paul, Committee Member ; Anderson, David, Committee Chair. Includes bibliographical references.
54

Evaluation of an FPGA and PCI Bus based Readout Buffer for the Atlas Experiment

Müller, Matthias. January 2005 (has links)
Mannheim, Univ., Diss., 2004.
55

Der ATLAS-LVL2-Trigger mit FPGA-Prozessoren Entwicklung, Aufbau und Funktionsnachweis des hybriden FPGA/CPU-basierten Prozessorsystems ATLANTIS /

Singpiel, Holger. Unknown Date (has links) (PDF)
Universiẗat, Diss., 2000--Heidelberg.
56

Source/drain and gate design of advanced MOSFET devices /

Yin, Chunshan. January 2005 (has links)
Thesis (Ph.D.)--Hong Kong University of Science and Technology, 2005. / Includes bibliographical references. Also available in electronic version.
57

Place and route techniques for FPGA architecture advancement /

Sharma, Akshay. January 2005 (has links)
Thesis (Ph. D.)--University of Washington, 2005. / Includes bibliographical references (leaves 129-132).
58

Study of germanium MOSFETs with ultrathin high-k gate dielectrics

Chen, Jer-hueih, Banerjee, Sanjay, Guha, Supratik, January 2004 (has links) (PDF)
Thesis (Ph. D.)--University of Texas at Austin, 2004. / Supervisors: Sanjay K. Banerjee and Supratik Guha. Vita. Includes bibliographical references.
59

The automated compilation of comprehensive hardware design search spaces of algorithmic-based implementations for FPGA design exploration /

Balog, Michael. Rosen, Warren A. January 2007 (has links)
Thesis (Ph. D.)--Drexel University, 2007. / Includes abstract and vita. Includes bibliographical references (leaves 114-121).
60

A versatile DSP, FPGA structure optimized for rapid prototyping and digital real time simulation of power electronic and electrical drive systems

Karipidis, Claus-Ulrich. Unknown Date (has links) (PDF)
Techn. Hochsch., Diss., 2001--Aachen.

Page generated in 0.0574 seconds