• Refine Query
  • Source
  • Publication year
  • to
  • Language
  • 4
  • 2
  • 2
  • Tagged with
  • 8
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 2
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • 1
  • About
  • The Global ETD Search service is a free service for researchers to find electronic theses and dissertations. This service is provided by the Networked Digital Library of Theses and Dissertations.
    Our metadata is collected from universities around the world. If you manage a university/consortium/country archive and want to be added, details can be found on the NDLTD website.
1

Formal sequential equivalence checking of digital systems by symbolic simulation

Ritter, Gerd. January 2001 (has links) (PDF)
Darmstadt, Techn. Univ., Diss., 2001. / Computerdatei im Fernzugriff.
2

Formal sequential equivalence checking of digital systems by symbolic simulation

Ritter, Gerd. January 2001 (has links) (PDF)
Darmstadt, Techn. Univ., Diss., 2001. / Computerdatei im Fernzugriff.
3

Formal sequential equivalence checking of digital systems by symbolic simulation

Ritter, Gerd. January 2001 (has links) (PDF)
Darmstadt, Techn. University, Diss., 2001.
4

Binäre Expression-Diagramme

Hett, Andreas. Unknown Date (has links) (PDF)
Universiẗat, Diss., 2002--Freiburg (Breisgau).
5

Speeding up hardware verification by automated data path scaling

Johannsen, Peer. Unknown Date (has links) (PDF)
University, Diss., 2002--Kiel.
6

Formal verification of pipelined microprocessors

Kröning, Daniel. Unknown Date (has links) (PDF)
University, Diss., 2001--Saarbrücken.
7

Formale Verifikation digitaler Systeme mit Petrinetzen

Schober, Torsten. Unknown Date (has links) (PDF)
Universiẗat, Diss., 2003--Jena.
8

Formal verification of a fully IEEE compliant floating point unit

Jacobi, Christian. Unknown Date (has links) (PDF)
University, Diss., 2002--Saarbrücken.

Page generated in 0.0889 seconds