Return to search

Design of A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm and Its Implementation

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:toledo1338478834
Date13 December 2012
CreatorsGuo, Xinyu
PublisherUniversity of Toledo / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageEnglish
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=toledo1338478834
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 6.7865 seconds