Improving the performance and functionality of contemporary debugging tools is essential to alleviate the debugging task. This dissertation aims at narrowing the gap between current capabilities of debugging tools and industry requirements by improving two important debugging techniques: error trace compaction and automated debugging. Error trace compaction leverages incremental SAT and heuristics to reduce the number of clock cycles required to observe a failure in an error trace.
The technique presented reduces the length of the error trace to a minimum while
improving performance by 8× compared to a previous technique. The second contribution uses maximum satisfiability to enhance the
functionality and performance of automated debuggers. The method proposed can identify where in the design the bug is located and when in the error trace the bug is excited.
Compared to a competitive SAT-based approach, our formulation produces problems that are 80% smaller and that can be solved 4.5x faster.
| Identifer | oai:union.ndltd.org:LACETR/oai:collectionscanada.gc.ca:OTU.1807/18248 |
| Date | 13 January 2010 |
| Creators | Chen, Yibin |
| Contributors | Veneris, Andreas |
| Source Sets | Library and Archives Canada ETDs Repository / Centre d'archives des thèses électroniques de Bibliothèque et Archives Canada |
| Language | en_ca |
| Detected Language | English |
| Type | Thesis |
Page generated in 0.0022 seconds