An active power factor correction circuit with controlled on-time is proposed. The circuit has a simpler control scheme than the power bc10r correction circuit with hysteresis control, and yet is able to attain high power factor. A very important aspect of this work was the formulation of the design guidelines for the input filter for the power factor correction circuit. Conventional methods of filter design may introduce an unwanted phase shift between the input voltage and current, thereby degrading the power factor. The cause of this phase shift is explained and based upon it, the design guidelines for the input filter are established. The FFT is used to more accurately define the input filter attenuation requirement. A comparison is made between power factor correction circuit with controlled on-time and the power factor correction circuit with hysteresis control (with input filter for both of them) on the basis of their minimum weight. A regulated 100 W, 120 VAC input and 300 V output power factor correction circuit was implemented on a breadboard. Ridley's small signal switch model [10] for the power factor correction circuit with hysteresis control is successful1y app1ied to this control scheme to close the loop. / Master of Science
| Identifer | oai:union.ndltd.org:VTETD/oai:vtechworks.lib.vt.edu:10919/45485 |
| Date | 07 November 2008 |
| Creators | Ahmed, Saeed |
| Contributors | Electrical Engineering, Lee, Fred C., Cho, Bo H., Vorperian, Vatche |
| Publisher | Virginia Tech |
| Source Sets | Virginia Tech Theses and Dissertation |
| Language | English |
| Detected Language | English |
| Type | Thesis, Text |
| Format | vii, 143 leaves, BTD, application/pdf, application/pdf |
| Rights | In Copyright, http://rightsstatements.org/vocab/InC/1.0/ |
| Relation | OCLC# 22404092, LD5655.V855_1990.A354.pdf |
Page generated in 0.002 seconds