Return to search

A Low-Power Low-Cost 256MHzS/s 6-bit Analog to Digital Converter Using Selective Reference Voltage

In this paper, we present a low-power low-cost 6-bits, ADC using selective reference voltage technique. Using selective reference voltage technique, the different bit uses different comparator can be achieved. Meanwhile, the outputs from comparators are a binary code which can be used for generating logic condition thereby controlling the switches. Because the conventional n bits flash ADC requires 2n - 1 comparators and its power, area and input capacitance are all proportional to 2n - 1. Whereas, the proposed n bits ADC needs only n comparators which can save more power and area, and its input capacitance are proportional to n only, and keep high speed.
Our proposed ADC is design by TSMC 1P6M 0.18£gm process with 6-bits resolution, 1.8V power supply. The signal input range 0.5V~1.1V, sampling rate 256MS/s, DNL +0.46LSB~ -0.49LSB, INL +0.85LSB~ -0.05LSB. In addition, the FOM of the ADC is only 0.26 pJ/Conv and the power consumption is only 4.2mW.It is good for a low-power and low cost customer electronic application.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0705105-135326
Date05 July 2005
CreatorsShieh, Chung-Hsiao
Contributorsnone, none, none, none, none
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageCholon
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0705105-135326
Rightsnot_available, Copyright information available at source archive

Page generated in 0.0017 seconds