Return to search

POWER PROFILING: AN INCREMENTAL POWER ANALYSIS TECHNIQUE FOR FPGA-BASED DESIGNS

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:ucin1155577393
Date02 October 2006
CreatorsAROLE, ALUKAYODE
PublisherUniversity of Cincinnati / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageGerman
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=ucin1155577393
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 0.126 seconds