The space environment implies a challenge for the development and utilization of electronics. Field Programmable Gate Arrays (FPGAs) represent a possible solution to that challenge. An FPGA itself is not a Fault Tolerant component, but with the correct configuration it can emulate and behave as one. The Configurable Fault Tolerant Processor (CFTP) developed at the Naval Postgraduate School (NPS) was intended to work as a platform for the implementation and testing of designs and experiments for space applications. The mayor components of the CFTP are two FPGAs, one configured as the control FPGA (X1) and the other as the experiment FPGA (X2). The configuration of the experiment FPGA already includes fault tolerant properties against radiation and its effects over FPGAs. The control experiment did not have any fault tolerance built-in. This thesis investigates the design, considerations, implementation, performance and resource utilization of a Fault Tolerant Control Unit based on FPGA technology using a Triple Modular Redundancy (TMR) approach.
| Identifer | oai:union.ndltd.org:nps.edu/oai:calhoun.nps.edu:10945/2494 |
| Date | 12 1900 |
| Creators | Perez Casanova, Gaspar M. |
| Contributors | Loomis, Herschel H., Ross, Alan A., Naval Postgraduate School (U.S.)., Department of Electrical and Computer Engineering |
| Publisher | Monterey California. Naval Postgraduate School |
| Source Sets | Naval Postgraduate School |
| Detected Language | English |
| Type | Thesis |
| Format | xx, 83 p. : col. ill. ;, application/pdf |
| Rights | Approved for public release, distribution unlimited |
Page generated in 0.0016 seconds