DAGDA exposes some of the hidden operations that the hardware uses when performing loads and stores to the compiler to save energy and increase performance. We decouple the micro-operations for loads and stores into two operations: the first, the "prepare to access memory" instruction, or "pam", checks to see if a line is resident in the L1 DC and determines its way in the L1 DC data array, if it exists. The second operations performs the actual data access. This allows us to both save energy using compiler optimization techniques and improve performance because "pam" operations are a natural way of prefetching data into the L1 DC / A Thesis submitted to the Department of Computer Science in partial fulfillment of the requirements for the degree of Master of Science. / Summer Semester 2018. / May 4, 2018. / Includes bibliographical references. / David B. Whalley, Professor Directing Thesis; Xiuwen Liu, Committee Member; Gary Tyson, Committee Member.
| Identifer | oai:union.ndltd.org:fsu.edu/oai:fsu.digital.flvc.org:fsu_647307 |
| Contributors | Stokes, Michael (author), Whalley, David B. (professor directing thesis), Liu, Xiuwen, 1966- (committee member), Tyson, Gary Scott (committee member), Florida State University (degree granting institution), College of Arts and Sciences (degree granting college), Department of Computer Science (degree granting departmentdgg) |
| Publisher | Florida State University |
| Source Sets | Florida State University |
| Language | English, English |
| Detected Language | English |
| Type | Text, text, master thesis |
| Format | 1 online resource (33 pages), computer, application/pdf |
Page generated in 0.002 seconds