This thesis deals with the demonstration of bit error rate reduction techniques. In the theory section, different techniques of bit error rate reduction are presented, followed by the introduction of the communication channel and the communication system parameters. Each technique is simulated in Matlab Simulink environment using the additive white Gaussian noise channel model. The simulations are captured in waveform oscillograms of all the signal processing stages. The practical section of this thesis offers a functional laboratory solution demonstrating different ways of transmission: a direct-path signal, a path with a cross-correlation receiver and a path using matched filtering. The individual circuits are described in detail, including waveform oscillograms of the signal processing blocks for illustration. Furthermore, the practical section presents printed circuit boards designs, comprehensive documentation for production, measurement results and a sample laboratory protocol.
| Identifer | oai:union.ndltd.org:nusl.cz/oai:invenio.nusl.cz:377339 |
| Date | January 2018 |
| Creators | Musil, Petr |
| Contributors | Šilhavý, Pavel, Číž, Radim |
| Publisher | Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií |
| Source Sets | Czech ETDs |
| Language | Czech |
| Detected Language | English |
| Type | info:eu-repo/semantics/masterThesis |
| Rights | info:eu-repo/semantics/restrictedAccess |
Page generated in 0.0018 seconds