The design of a 16 word 25 bit tunnel-diode memory is described. The memory is word organized and employs destructive readout, the current change of state of the tunnel diodes being sensed. This arrangement requires only a resistor and tunnel diode for each bit stored.
The driver circuits for the memory serve three functions:
1) to couple into the array the information to be stored,
2) to supply dc biasing to the array and, 3) to sense the current transient on readout.
Low impedance circuits are required, and two approaches are examined: the modified White emitter follower and the transformer coupled emitter follower. The former employs negative feedback to decrease its input impedance, while the latter employs a broadband transformer.
The design of the modified White circuit necessitates an examination of the properties of transistors in the 100 Megacycle frequency range. The characteristics of a few high frequency transistors are shown.
The transformer coupled circuit depends on the properties of the broadband transformer. These transformers are examined and a design technique for various current ratios is given.
Two sets of experimental results are described using 2X2 arrays to simulate the 16X25 memory. One employs 5 ma tunnel diodes, and the other 1 ma tunnel diodes. Using the 1 ma array with transformer input, successful operation with write pulses 10 nanoseconds wide is demonstrated. / Applied Science, Faculty of / Electrical and Computer Engineering, Department of / Graduate
| Identifer | oai:union.ndltd.org:UBC/oai:circle.library.ubc.ca:2429/37813 |
| Date | January 1964 |
| Creators | Walton, John Thomas |
| Publisher | University of British Columbia |
| Source Sets | University of British Columbia |
| Language | English |
| Detected Language | English |
| Type | Text, Thesis/Dissertation |
| Rights | For non-commercial purposes only, such as research, private study and education. Additional conditions apply, see Terms of Use https://open.library.ubc.ca/terms_of_use. |
Page generated in 0.0022 seconds