Return to search

A multiphase clock generator using single-delay-line phase compensation technique and its application in 1/N-rate clock and data recovery /

Thesis (Ph.D.)--University of Texas at Dallas, 2007. / Includes vita. Includes bibliographical references (leaves 91-93)

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/180139353
Date January 2007
CreatorsChen, Xu,
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish

Page generated in 0.0014 seconds