Return to search

FPGA-based hardware accelerator design for performance improvement of a system-on-a-chip application

Thesis (M.S.)--State University of New York at Binghamton, Department of Electrical and Computer Engineering. / Includes bibliographical references (p. 55-56).

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/256466044
Date January 2005
CreatorsVyas, Dhaval N.
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
TypeWeb sites. Electronic dissertations.
SourceOnline access via UMI:

Page generated in 0.0096 seconds