Return to search

Study of Noise Suppression and Circuit Design of a Dual Phase-Locked Loop System

This thesis is composed of three parts. In the first part, analysis and discussion of phase noise in phase-locked loop is made. Because OFDM upconverter requires high phase noise performance, we therefore study the mechanism of noise suppression in a proposed dual phase-locked loop, and then derive the formula to predict the circuit characteristics. In the second part, experiment and simulation of a dual phase-locked loop is performed for comparison. The experiment uses hybrid circuit combined with related equipment and components to measure the noise suppression characteristics in a dual phase-locked loop. The simulation relies on the component behavioral model in ADS. Comparison between simulation and measurement shows good agreement. In the third part, this thesis carries out a 1.55¡V2.3 GHz frequency synthesizer RFIC design for DVB up-down architecture using TSMC 0.18£gm CMOS process. The test results validate the chip design.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0723109-235001
Date23 July 2009
CreatorsTsai, Wen-shiou
ContributorsChie-In Lee, Kang-Chun Peng, Huey-Ru Chuang, Tzyy-Sheng Horng, Sheng-Fu Chang
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageCholon
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0723109-235001
Rightsnot_available, Copyright information available at source archive

Page generated in 0.0017 seconds