<p> This project report presents a Field Programmable Gate Array (FPGA) implementation of an adaptive receiver designed and patented by Dr. Rajendra Kumar, U.S. patent 8233568, July 31, 2012. This adaptive receiver is generally used in the systems where higher order modulated signals are used for transmitting information over a fading a channel. </p><p> In communication systems, a receiver design must be reliable. Previously, the adaptive receivers made use of pilot signals in order to correct the phase of the transmitted signal. However, this system faced challenges and failed to accurately detect the higher order modulated signals. To eliminate this challenge, the adaptive receiver designed and patented by Dr. Rajendra Kumar estimates the channel fade and the phase using an estimator, phase detector, and Kalman filter that decodes the data and provides the required channel equalization without the need of any pilot symbols. </p><p> This project efficiently implements Rajendra Kumar’s Adaptive Receiver on FPGA with reduced number of gates. Very High Speed Integrated Circuit Hardware Description Language (VHDL) codes and Xilinx ISE are used for replicating the adaptive receiver’s circuit on Nexys 3 Spartan-6 FPGA trainer board. </p>
| Identifer | oai:union.ndltd.org:PROQUEST/oai:pqdtoai.proquest.com:10142980 |
| Date | 28 September 2016 |
| Creators | Bhagavatula, Falgun |
| Publisher | California State University, Long Beach |
| Source Sets | ProQuest.com |
| Language | English |
| Detected Language | English |
| Type | thesis |
Page generated in 0.0015 seconds