Return to search

Design of a low power asynchronous Viterbi decoder for wireless communications

<p> Rapid developments in the communications field have created a rising demand for low power, high speed, and low weight communication devices. The current project presents the development of a Viterbi decoder on a chip with a reduced dynamic power consumption, achieved by using an asynchronous design, which is data driven and active only when needed. The Xpower analyzer tool is used to measure the dynamic power on the designed chip, from which it is seen that the proposed design greatly improves power consumption. The results also show that there is a trade-off between dynamic power reduction, larger chip area, and reduced speed. </p>

Identiferoai:union.ndltd.org:PROQUEST/oai:pqdtoai.proquest.com:10142986
Date29 September 2016
CreatorsDeshpande, Parikshit
PublisherCalifornia State University, Long Beach
Source SetsProQuest.com
LanguageEnglish
Detected LanguageEnglish
Typethesis

Page generated in 0.002 seconds