Return to search

VLSI implementation of cross-parity and modified dice fault tolerant schemes

Thesis (M.S. in Electrical Engineering)--Washington State University. / Includes bibliographical references.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/55499752
Date January 2004
CreatorsBlum, Daniel Ryan,
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceOnline access for everyone

Page generated in 0.0016 seconds