Return to search

An automatic test pattern generation in the logic gate level circuits and MOS transistor circuits at Ohio University

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:ohiou1183139647
Date January 1986
CreatorsLee, Hoon-Kyeu
PublisherOhio University / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageEnglish
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=ohiou1183139647
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 0.0016 seconds