Return to search

Representation and simulation of a high level language using VHDL /

Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1994. / Vita. Abstract. Includes bibliographical references (leaves 56-57). Also available via the Internet.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/32228141
Date January 1994
CreatorsEdwards, Carleen Marie,
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceThis resource online

Page generated in 0.0019 seconds