This project focusses on the design of a high speed passive delay line for use in a Feed Forward Equalizer (FFE). The FFE is used to equalize a 20 Gbp/s throughput PAM-4 signal after transmission through a 20-inch FR4 backplane channel. Inductor electromagnetic simulations are used to design an inductor for use in the passive delay line and a lumped element inductor model is presented. Measurement results show performance of the delay line at 10 GSym/s.
Identifer | oai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/4764 |
Date | 01 November 2004 |
Creators | Chandramouli, Soumya |
Publisher | Georgia Institute of Technology |
Source Sets | Georgia Tech Electronic Thesis and Dissertation Archive |
Language | en_US |
Detected Language | English |
Type | Thesis |
Format | 3093966 bytes, application/pdf |
Page generated in 0.0017 seconds