Return to search

Global interconnect modeling for a Gigascale System-on-a-Chip (GSoC)

No description available.
Identiferoai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/13027
Date05 1900
CreatorsZarkesh-Ha, Paymen
PublisherGeorgia Institute of Technology
Source SetsGeorgia Tech Electronic Thesis and Dissertation Archive
Languageen_US
Detected LanguageEnglish
TypeDissertation
Format242 bytes, text/html
RightsAccess restricted to authorized Georgia Tech users only.

Page generated in 0.0018 seconds