Return to search

Analysis of interconnect yield for a high throughput flip chip assembly process

No description available.
Identiferoai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/16605
Date12 1900
CreatorsMcGovern, Lawrence P.
PublisherGeorgia Institute of Technology
Source SetsGeorgia Tech Electronic Thesis and Dissertation Archive
Detected LanguageEnglish
TypeThesis
RightsAccess restricted to authorized Georgia Tech users only.

Page generated in 0.0018 seconds