Modern processors incorporate several performance monitoring units, which can be used to count events that occur within different components of the processor. They provide access to information on hardware resource usage and can therefore be used to detect performance bottlenecks. Thus, many performance measurement tools are able to record them complementary to information about the application behavior. However, the exact meaning of the supported hardware events is often incomprehensible due to the system complexity and partially lacking or even inaccurate documentation. For most events it is also not documented whether a certain rate indicates a saturated resource usage. Therefore, it is usually diffcult to draw conclusions on the performance impact from the observed event rates. In this paper, we evaluate whether hardware performance counters can be used to measure the capacity utilization within the
memory hierarchy and estimate the impact of memory accesses on the achieved performance. The presented approach is based on a small selection of micro-benchmarks that constantly stress individual components in the memory subsystem, ranging from caches to main memory. These workloads are used to identify hardware performance counters that provide good estimates for the utilization of individual components in the memory hierarchy. However, since access latencies can be interleaved with computing instructions, a high utilization of the memory hierarchy does not necessarily result in low performance. We therefore also investigate which stall counters provide good estimates for the number of cycles that are actually spent waiting for the memory hierarchy.
| Identifer | oai:union.ndltd.org:DRESDEN/oai:qucosa:de:qucosa:33807 |
| Date | 23 April 2019 |
| Creators | Molka, Daniel, Schöne, Robert, Hackenberg, Daniel, Nagel, Wolfgang E. |
| Contributors | Zentrum für Informationsdienste und Hochleistungsrechnen (ZIH) |
| Publisher | Association for Computing Machinery (ACM) |
| Source Sets | Hochschulschriftenserver (HSSS) der SLUB Dresden |
| Language | English |
| Detected Language | English |
| Type | info:eu-repo/semantics/acceptedVersion, doc-type:conferenceObject, info:eu-repo/semantics/conferenceObject, doc-type:Text |
| Rights | info:eu-repo/semantics/openAccess |
| Relation | 978-1-4503-4404-3, 10.1145/3030207.3030223, info:eu-repo/grantAgreement/Europäische Union (EU)/Horizon 2020/671657//Runtime Exploitation of Application Dynamism for Energy-efficient eXascale computing/READEX |
Page generated in 0.0022 seconds