Return to search

Analysis of power requirements inside of NMOS integrated circuits

M.S. / Computer Science / Software has been developed to analyze the power requirements of NMOS integrated circuits. Power usage is calculated for the entire chip. Current flow through each metal segment of VDD and GND lines is also calculated. The program, Pwranal, takes CIF format files as input and analyzes DC power requirements in the IC. Power estimates are worst case numbers. Power requirements may be less than the estimate but will not be more. Heuristics based on circuit topology are used to generate a more refined estimate of power needs. Initial values of nodes can be specified to provide an even more refined worst case power estimate. Current density is calculated and warning messages are displayed when it exceeds safe values. Maximum voltage drop in the VDD and GND lines is also calculated. An output summary is sent to the terminal. An optional CIF format output file can also be generated that contains detailed information about power distribution within the circuit.

Identiferoai:union.ndltd.org:OREGON/oai:content.ohsu.edu:etd/134
Date03 1900
CreatorsWilson, Jeffrey
PublisherOregon Health & Science University
Source SetsOregon Health and Science Univ. Library
LanguageEnglish
Detected LanguageEnglish
TypeText
FormatNeeds Adobe Acrobat Reader to view., pdf, 2622.792 KB
Rightshttp://www.ohsu.edu/library/etd_rights.shtml

Page generated in 0.002 seconds