Return to search

Low voltage CMOS digital imaging architecture with device scaling considerations /

Thesis (Ph. D.)--Hong Kong University of Science and Technology, 2004. / Includes bibliographical references (leaves 131-136). Also available in electronic version. Access restricted to campus users.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/55889574
Date January 2004
CreatorsXu, Chen.
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceView abstract or full-text.

Page generated in 0.0018 seconds