Return to search

Low-Power, Low-Cost, & High-Performance Digital Designs: Multi-bit Signed Multiplier design using 32nm CMOS Technology

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:wright1661329648872332
Date26 August 2022
CreatorsBoppana, N V Vijaya Krishna
PublisherWright State University / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageEnglish
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=wright1661329648872332
Rightsunrestricted, This thesis or dissertation is protected by copyright: some rights reserved. It is licensed for use under a Creative Commons license. Specific terms and permissions are available from this document's record in the OhioLINK ETD Center.

Page generated in 0.0061 seconds