Return to search

System Prototyping of the IEEE 802.11a Wireless LAN Physical Layer Baseband Transceiver

In the high-speed indoor wireless applications, IEEE 802.11 series is the most dominating LAN standard in the current markets. In this thesis, the design issues of the IEEE 802.11a physical layer baseband system are addressed. Various key modules including Viterbi codec, FFT/IFFT module, OFDM synchronous circuit have been integrated with several other modules to constitute the entire baseband system. This system has been implemented by Verilog HDL and verified against with the C-based behavior model. In addition, it will also be prototyped and optimized on the Altera DSP FPGA Development Board. The transmission of the I, Q channel for the time domain singal is emulated by using the 10-bits AD/DA modules on the FPGA board. The experimental results shows that the gate counts of the transmitter and the receiver are 81,190 and 413,461 respectively.

Identiferoai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0907104-165354
Date07 September 2004
CreatorsChang, Jia-Jue
ContributorsYun-Nan Chang, Shen-Fu Hsiao, Shiann-Rong Kuang
PublisherNSYSU
Source SetsNSYSU Electronic Thesis and Dissertation Archive
LanguageCholon
Detected LanguageEnglish
Typetext
Formatapplication/pdf
Sourcehttp://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0907104-165354
Rightsoff_campus_withheld, Copyright information available at source archive

Page generated in 0.0019 seconds