PIM (Processor-In-Memory) architectures have been proposed in recent years. One major objective of PIM is to reduce the performance gap between the CPU and memory. To exploit the potential benefits of PIM, we designed a statement base parallelizing system ¡VSAGE in [1, 2]. In order to make all processors take the best-fit workload in PIM, iteration base analysis is another research issue in this paper. We extend this system to achieve better performance by devising several comprehensive optimizing techniques, which include IMOP (Intelligent Memory Operation) recognition, tiling for PIM, and a precise mechanism to get workload balance execution schedule. The experimental results are also presented and discussed.
| Identifer | oai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0614101-164407 |
| Date | 14 June 2001 |
| Creators | Lee, Lan-Chi |
| Contributors | Chih-Ping Chu, Tsung-Chuan Huang, Nai-Wei Lin, Shian-Shyong Tseng, Yeh-Ching Chung |
| Publisher | NSYSU |
| Source Sets | NSYSU Electronic Thesis and Dissertation Archive |
| Language | Cholon |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0614101-164407 |
| Rights | unrestricted, Copyright information available at source archive |
Page generated in 0.0015 seconds