This term project is aimed on analysis of graphic pipeline which can rasterize required picture. Document is specialized to drawing algorithms that are used in rasterization block. Major aim of this project is describing of rasterization algorithms that can be implemented on hardware. Type of aimed hardware is field-programmable gate array FPGA.
| Identifer | oai:union.ndltd.org:nusl.cz/oai:invenio.nusl.cz:236909 |
| Creators | Čapka, Ladislav |
| Contributors | Šimek, Václav, Vašíček, Zdeněk |
| Publisher | Vysoké učení technické v Brně. Fakulta informačních technologií |
| Source Sets | Czech ETDs |
| Language | Czech |
| Detected Language | English |
| Type | info:eu-repo/semantics/masterThesis |
| Rights | info:eu-repo/semantics/restrictedAccess |
Page generated in 0.0021 seconds