Return to search

Parallel hardware accelerated switch level fault simulation /

Thesis (Ph. D.)--Virginia Polytechnic Institute and State University, 1993. / Vita. Abstract. Includes bibliographical references (leaves 115-121). Also available via the Internet.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/28872646
Date January 1993
CreatorsRyan, Christopher A.
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceThis resource online

Page generated in 0.0015 seconds