In a multiprocessor system-on-chip (MPSOC), parallel processors are utilized to enhance overall performance. However, the communication between processors and memory modules can affect overall performance significantly. We proposed a software design of communication performance estimation for system synthesis. We designed a hardware simulator of mesh communication architecture of MPSOC. We implemented the simulator of router nodes in SystemC language. An analytical communication performance estimation model can be trained with data measured from communication simulation. It can then be utilized for estimating inter-processor communication performance in an MPSOC.
| Identifer | oai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0328108-122310 |
| Date | 28 March 2008 |
| Creators | Lee, Chung-Lin |
| Contributors | Chia-Hsiung Kao, Tsung Lee, Chih-Chien Chen |
| Publisher | NSYSU |
| Source Sets | NSYSU Electronic Thesis and Dissertation Archive |
| Language | Cholon |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0328108-122310 |
| Rights | not_available, Copyright information available at source archive |
Page generated in 0.0019 seconds