This thesis presents the design of a 10 bit Analog to
Digital Converter which consists of a 6 bit flash followed
by a 4 bit pipeline architecture. The total system is
described and the 4 bit pipeline is implemented on a bipolar
process.
The objective of this research is to provide an
alternative approach to high speed ADC designs and to
implement a pipeline ADC which samples at greater speeds
than those achieved with presently existing CMOS pipeline
designs.
This paper presents the complete architecture, the cell
design and simulated performance for each block in the
pipeline, and the measured results for the four bit pipeline
implementation. / Graduation date: 1993
| Identifer | oai:union.ndltd.org:ORGSU/oai:ir.library.oregonstate.edu:1957/36065 |
| Date | 26 January 1993 |
| Creators | Press, Stephen E. |
| Source Sets | Oregon State University |
| Language | en_US |
| Detected Language | English |
| Type | Thesis/Dissertation |
Page generated in 0.0017 seconds