Return to search

Modeling and optimization of CMOS logic circuits with application to asynchronous design

No description available.
Identiferoai:union.ndltd.org:LACETR/oai:collectionscanada.gc.ca:OWTU.10012/404
Date January 1999
CreatorsShams, Maitham
PublisherNational Library of Canada = Bibliothèque nationale du Canada
Source SetsLibrary and Archives Canada ETDs Repository / Centre d'archives des thèses électroniques de Bibliothèque et Archives Canada
LanguageEnglish
Detected LanguageEnglish
TypeThesis or Dissertation
Formatapplication/pdf, 12207096 bytes, application/pdf
RightsCopyright: 1999, Shams, Maitham. All rights reserved.

Page generated in 0.0026 seconds