Three different topics associated with their respective applications are proposed in this thesis. The first application is the implementation of a fast tagged sorter. A novel and high-speed realization of the tagged sorting algorithm is presented. Meanwhile, the problems to detect whether the queue is empty or full is also resolved without increasing any hardware cost.
The second topic is focused on the implementation of a fast dynamic 64-bit comparator with small transistor count. The entire 64-bit comparator is composed of equality comparators and zero/one detectors, which are proposed by C.-F. Wu. The problem to handle a large fan-in requirement is also resolved in our design.
The third topic is to carry out a power demand monitor system for factories. Not only can it monitor the factory¡¦s power network with a graphical user interface, but also can turn off the unessential equipments automatically when the total power consumed by the factory is larger than what was expected.
| Identifer | oai:union.ndltd.org:NSYSU/oai:NSYSU:etd-0623100-173156 |
| Date | 23 June 2000 |
| Creators | Wu, Hsin-Long |
| Contributors | Sying-Jyan Wang, Yau-Hwang Kuo, Chua-Chin Wang |
| Publisher | NSYSU |
| Source Sets | NSYSU Electronic Thesis and Dissertation Archive |
| Language | Cholon |
| Detected Language | English |
| Type | text |
| Format | application/pdf |
| Source | http://etd.lib.nsysu.edu.tw/ETD-db/ETD-search/view_etd?URN=etd-0623100-173156 |
| Rights | unrestricted, Copyright information available at source archive |
Page generated in 0.0021 seconds