Return to search

Multimodule simulation techniques for chip level modeling

A design and implementation of a multimodule chip-level simulator whose source description language is based on the original GSP2 system is described. To enhance the simulation speed, a special addressing ("sharing single memory location") scheme is used in the implementation of pin connections. The basic data structures and algorithms for the simulator are described. The developed simulator can simulate many digital devices interconnected as a digital network. It also has the capability of modeling external buses and handling the suspension of processes in the environment of multimodule simulation. An example of a multimodule digital system simulation is presented. / M.S.

Identiferoai:union.ndltd.org:VTETD/oai:vtechworks.lib.vt.edu:10919/106085
Date January 1986
CreatorsCho, Chang H.
ContributorsElectrical Engineering
PublisherVirginia Polytechnic Institute and State University
Source SetsVirginia Tech Theses and Dissertation
LanguageEnglish
Detected LanguageEnglish
TypeThesis, Text
Formatviii, 114 leaves, application/pdf, application/pdf
RightsIn Copyright, http://rightsstatements.org/vocab/InC/1.0/
RelationOCLC# 13958044

Page generated in 0.001 seconds