Today& / #8217 / s analog modulators and upconverters are inadequate to synthesize and modulate signals with high & / #8216 / Spurious Free Dynamic Range& / #8217 / (SFDR). Thus, the main objective of this thesis is to design and implement a & / #8216 / Digital Signal Synthesizer& / #8217 / (DSS) that is capable of synthesizing signals between 50-100 MHz with 60dB SFDR and to modulate them variable symbol rates and modulation techniques with very high phase/frequency resolution and switching speed while keeping the amplitude modulation occurring during a modulated symbol duration as small as possible.
In this thesis, digital words of the desired signals are first synthesized in a & / #8216 / Field Programmable Gate Array& / #8217 / (FPGA) using & / #8216 / Direct Digital Synthesizer& / #8217 / (DDS) fundamentals and then converted to analog signals with a high speed & / #8216 / Digital to Analog Converter& / #8217 / (DAC). In order to attain the analog requirements, the system variables such as DAC analog performance, nonlinearities, sample and hold affects, DDS parameters, system clock, bandwidth requirements of analog filters and how they effect the output performance are studied. FPGA blocks that are capable of modulating and synthesizing desired signals are designed and programmed on a FPGA. Finally, single tone and modulated signals are synthesized with this DSS implementation and measured in order to verify this system& / #8217 / s performance and capabilities.
| Identifer | oai:union.ndltd.org:METU/oai:etd.lib.metu.edu.tr:http://etd.lib.metu.edu.tr/upload/3/12607406/index.pdf |
| Date | 01 July 2006 |
| Creators | Kilic, Argun |
| Contributors | Yilmaz, Ali Ozgur |
| Publisher | METU |
| Source Sets | Middle East Technical Univ. |
| Language | English |
| Detected Language | English |
| Type | M.S. Thesis |
| Format | text/pdf |
| Rights | To liberate the content for public access |
Page generated in 0.0016 seconds