<p> This project report presents a fast-acquisition all-digital delay-locked loop (ADDLL) using a starting-bit prediction algorithm for the successive-approximation register (SBP-SAR). The SBP effectively eliminates the harmonic lock and the false lock. The ADDLL design allows wide clock frequency range operation. The algorithm and the digital circuit are digitally simulated and the performance and the advantage over the Conventional-SAR are shown. </p>
| Identifer | oai:union.ndltd.org:PROQUEST/oai:pqdtoai.proquest.com:10252211 |
| Date | 18 February 2017 |
| Creators | Sachdeva, Arjun |
| Publisher | California State University, Long Beach |
| Source Sets | ProQuest.com |
| Language | English |
| Detected Language | English |
| Type | thesis |
Page generated in 0.0021 seconds