Return to search

Fault simulation for stuck-open faults in CMOS combinational circuits

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:ohiou1176236480
Date January 1993
CreatorsSu, Lang
PublisherOhio University / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageEnglish
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=ohiou1176236480
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 0.0018 seconds