Return to search

Performance analysis of a scalable hardware FPGA Skein implementation /

Thesis (M.S.)--Rochester Institute of Technology, 2010. / Typescript. Includes bibliographical references (leaves 57-58).

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/603378320
Date January 2010
CreatorsSchorr, Aric.
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceOnline version of thesis.

Page generated in 0.0015 seconds