Return to search

Efficient Routability Checking for Global Wires in Planar Layouts

No description available.
Identiferoai:union.ndltd.org:NAGOYA/oai:ir.nul.nagoya-u.ac.jp:2237/15067
Date20 October 1997
CreatorsHIRATA, Tomio, KAWAGUCHI, Yasushi, ISO, Naoyuki
PublisherInstitute of Electronics, Information and Communication Engineers
Source SetsNagoya University
LanguageEnglish
Detected LanguageEnglish
TypeArticle(publisher)
RightsCopyright (C) 1997 IEICE

Page generated in 0.0018 seconds