Return to search

Design for testability techniques and optimization algorithms for performance and functional testing of mult-chip module interconnections

No description available.
Identiferoai:union.ndltd.org:GATECH/oai:smartech.gatech.edu:1853/16635
Date05 1900
CreatorsPendurkar, Rajesh
PublisherGeorgia Institute of Technology
Source SetsGeorgia Tech Electronic Thesis and Dissertation Archive
Detected LanguageEnglish
TypeDissertation
RightsAccess restricted to authorized Georgia Tech users only.

Page generated in 0.0015 seconds