Return to search

Jitter reduction techniques for digital audio.

by Tsang Yick Man, Steven. / Thesis (M.Phil.)--Chinese University of Hong Kong, 1997. / Includes bibliographical references (leaves 94-99). / ABSTRACT --- p.i / ACKNOWLEDGMENT --- p.ii / LIST OF GLOSSARY --- p.iii / Chapter 1 --- INTRODUCTION --- p.1 / Chapter 1.1 --- What is the jitter ? --- p.3 / Chapter 2 --- WHY DOES JITTER OCCUR IN DIGITAL AUDIO ? --- p.4 / Chapter 2.1 --- Poorly-designed Phase Locked Loop ( PLL ) --- p.4 / Chapter 2.1.1 --- Digital data problem --- p.7 / Chapter 2.2 --- Sampling jitter or clock jitter ( Δti) --- p.9 / Chapter 2.3 --- Waveform distortion --- p.12 / Chapter 2.4 --- Logic induced jitter --- p.17 / Chapter 2.4.1 --- Digital noise mechanisms --- p.20 / Chapter 2.4.2 --- Different types of D-type flop-flip chips are linked below for ease of comparison --- p.21 / Chapter 2.4.3 --- Ground bounce --- p.22 / Chapter 2.5 --- Power supply high frequency noise --- p.23 / Chapter 2.6 --- Interface Jitter --- p.25 / Chapter 2.7 --- Cross-talk --- p.28 / Chapter 2.8 --- Inter-Symbol-Interference (ISI) --- p.28 / Chapter 2.9 --- Baseline wander --- p.29 / Chapter 2.10 --- Noise jitter --- p.30 / Chapter 2.11 --- FIFO jitter reduction chips --- p.31 / Chapter 3 --- JITTER REDUCTION TECHNIQUES --- p.33 / Chapter 3.1 --- Why using two-stage phase-locked loop (PLL ) ? / Chapter 3.1.1 --- The PLL circuit components --- p.35 / Chapter 3.1.2 --- The PLL timing specifications --- p.36 / Chapter 3.2 --- Analog phase-locked loop (APLL ) circuit usedin second stage --- p.38 / Chapter 3.3 --- All digital phase-locked loop (ADPLL ) circuit used in second stage --- p.40 / Chapter 3.4 --- ADPLL design --- p.42 / Chapter 3.4.1 --- "Different of K counter value of ADPLL are listed for comparison with M=512, N=256, Kd=2" --- p.46 / Chapter 3.4.2 --- Computer simulated results and experimental results of the ADPLL --- p.47 / Chapter 3.4.3 --- PLL design notes --- p.58 / Chapter 3.5 --- Different of the all digital Phase-Locked Loop (ADPLL ) and the analogue Phase-Locked Loop (APLL ) are listed for comparison --- p.65 / Chapter 3.6 --- Discrete transistor oscillator --- p.68 / Chapter 3.7 --- Discrete transistor oscillator circuit operation --- p.69 / Chapter 3.8 --- The advantage and disadvantage of using external discrete oscillator --- p.71 / Chapter 3.9 --- Background of using high-precision oscillators --- p.72 / Chapter 3.9.1 --- The temperature compensated crystal circuit operation --- p.73 / Chapter 3.9.2 --- The temperature compensated circuit design notes --- p.75 / Chapter 3.10 --- The discrete voltage reference circuit operation --- p.76 / Chapter 3.10.1 --- Comparing the different types of Op-amps that can be used as a voltage comparator --- p.79 / Chapter 3.10.2 --- Precaution of separate CMOS chips Vdd and Vcc --- p.80 / Chapter 3.11 --- Board level jitter reduction method --- p.81 / Chapter 3.12 --- Digital audio interface chips --- p.82 / Chapter 3.12.1 --- Different brand of the digital interface receiver (DIR) chips and clock modular are listed for comparison --- p.84 / Chapter 4. --- APPLICATION CIRCUIT BLOCK DIAGRAMS OF JITTER REDUCTION AND CLOCK RECOVERY --- p.85 / Chapter 5 --- CONCLUSIONS --- p.90 / Chapter 5.1 --- Summary of the research --- p.90 / Chapter 5.2 --- Suggestions for further development --- p.92 / Chapter 5.3 --- Instrument listing that used in this thesis --- p.93 / Chapter 6 --- REFERENCES --- p.94 / Chapter 7 --- APPENDICES --- p.100 / Chapter 7.1.1 --- Phase instability in frequency dividers / Chapter 7.1.2 --- The effect of clock tree on Tskew on ASIC chip / Chapter 7.1.3 --- Digital audio transmission----Why jitter is important? / Chapter 7.1.4 --- Overview of digital audio interface data structures / Chapter 7.1.5 --- Typical frequency Vs temperature variations curve of Quartz crystals / Chapter 7.2 --- IC specification used in these research project

Identiferoai:union.ndltd.org:cuhk.edu.hk/oai:cuhk-dr:cuhk_322722
Date January 1997
ContributorsTsang, Yick Man Steven., Chinese University of Hong Kong Graduate School. Division of Electronic Engineering.
Source SetsThe Chinese University of Hong Kong
LanguageEnglish
Detected LanguageEnglish
TypeText, bibliography
Formatprint, iii, 100, [51] leaves : ill. ; 30 cm.
RightsUse of this resource is governed by the terms and conditions of the Creative Commons “Attribution-NonCommercial-NoDerivatives 4.0 International” License (http://creativecommons.org/licenses/by-nc-nd/4.0/)

Page generated in 0.0023 seconds