Return to search

Design and Analysis Methodologies to Reduce Soft Errors in nanometer VLSI Circuits

No description available.
Identiferoai:union.ndltd.org:OhioLink/oai:etd.ohiolink.edu:case1126207930
Date January 2006
CreatorsGill, Balkaran S.
PublisherCase Western Reserve University School of Graduate Studies / OhioLINK
Source SetsOhiolink ETDs
LanguageEnglish
Detected LanguageEnglish
Typetext
Sourcehttp://rave.ohiolink.edu/etdc/view?acc_num=case1126207930
Rightsunrestricted, This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.

Page generated in 0.0014 seconds