It has been verified by theoretical analysis, circuit simulation and test that two
switch transistors in parallel in a simple sample and hold circuit can be achieve high speed
with low error voltage due to charge injection. The wide transistor provides low RC time
constant when it is closed and the narrow one ensures a low error voltage. However, tradeoff
can be made in a specific application. A concise analytical expression for switch-induced
error voltage on a switched capacitor is derived in this thesis. It can help designer
to make the optimum decision. Experimentally, it was found that the optimum size of the
wide transistor is several times wider than the narrow one.
Delayed clock scheme can be used to make charge injection signal-independent in
a basic integrator structure. Using two transistors with different sizes and clock duty
cycles in parallel can take advantage of the fast speed of the wide transistor and the small
charge injection error of the small transistor. However, the combination of the two
devices, including the size and clock duty cycles, should be chosen carefully to achieve
the improvement. / Graduation date: 1998
| Identifer | oai:union.ndltd.org:ORGSU/oai:ir.library.oregonstate.edu:1957/33942 |
| Date | 10 March 1998 |
| Creators | Shen, Min |
| Contributors | Temes, Gabor C. |
| Source Sets | Oregon State University |
| Language | en_US |
| Detected Language | English |
| Type | Thesis/Dissertation |
Page generated in 0.0017 seconds