Return to search

FPGA implementation of low density parity check codes decoder

Thesis (M.S.)--University of North Texas, August, 2009. / Title from title page display. Includes bibliographical references.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/493343755
Date January 2009
CreatorsVijayakumar, Suresh. Mikler, Armin,
Publisher[Denton, Tex.] : University of North Texas,
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
Sourceconnect to online resource.

Page generated in 0.0019 seconds