Return to search

Parameterizable Wishbone Bus

In the industry of intellectual property products "IP-cores", a communication link is almost always needed. A semiconductor intellectual property IP core is a reusable unit of logic in electronic design. IP cores are used as building blocks for ASIC chip design or FPGA logic designs. A bus creates a communication link between the IP cores in a system. The company AnaCatum Design AB have many projects where a bus is needed. Creating a new bus structure for every project is time consuming. By having a generic bus structure of a known standard with changeable parameters, the user only has to set the desired parameters to fit the system. Also having interfaces for master and slave the user has only to make minor changes to have a fully functional bus for the system.

Identiferoai:union.ndltd.org:UPSALLA1/oai:DiVA.org:liu-85212
Date January 2012
CreatorsHussain Fawzi, Omar, Alagedi, Alfiqar
PublisherLinköpings universitet, Institutionen för systemteknik, Linköpings universitet, Tekniska högskolan, Linköpings universitet, Institutionen för systemteknik, Linköpings universitet, Tekniska högskolan
Source SetsDiVA Archive at Upsalla University
LanguageEnglish
Detected LanguageEnglish
TypeStudent thesis, info:eu-repo/semantics/bachelorThesis, text
Formatapplication/pdf
Rightsinfo:eu-repo/semantics/openAccess

Page generated in 0.0014 seconds