This thesis presents a new approach to building a design for testability (DFT) system. The system takes a digital circuit description, finds out the problems in testing it, and suggests circuit modifications to correct those problems. The key contributions of the thesis research are (1) setting design for testability in the context of test generation (TG), (2) using failures during FG to focus on testability problems, and (3) relating circuit modifications directly to the failures. A natural functionality set is used to represent the maximum functionalities that a component can have. The current implementation has only primitive domain knowledge and needs other work as well. However, armed with the knowledge of TG, it has already demonstrated its ability and produced some interesting results on a simple microprocessor.
| Identifer | oai:union.ndltd.org:MIT/oai:dspace.mit.edu:1721.1/6837 |
| Date | 01 July 1988 |
| Creators | Wu, Peng |
| Source Sets | M.I.T. Theses and Dissertation |
| Language | en_US |
| Detected Language | English |
| Format | 129 p., 13659756 bytes, 5291048 bytes, application/postscript, application/pdf |
| Relation | AITR-1051 |
Page generated in 0.002 seconds