Return to search

Interval logic and modified labelled-net for system specificationand verification

published_or_final_version / Electrical Engineering / Master / Master of Philosophy

  1. 10.5353/th_b3120683
  2. b3120683
Identiferoai:union.ndltd.org:HKU/oai:hub.hku.hk:10722/32342
Date January 1985
Creators趙炳權, Chiu, Ping-kuen, Peter.
PublisherThe University of Hong Kong (Pokfulam, Hong Kong)
Source SetsHong Kong University Theses
LanguageEnglish
Detected LanguageEnglish
TypePG_Thesis
Sourcehttp://hub.hku.hk/bib/B31206839
RightsThe author retains all proprietary rights, (such as patent rights) and the right to use in future works., Creative Commons: Attribution 3.0 Hong Kong License
RelationHKU Theses Online (HKUTO)

Page generated in 0.0017 seconds