Return to search

Hazard detection with VHDL in combinational logic circuits with fixed delays /

Thesis (M.S.)--Virginia Polytechnic Institute and State University, 1992. / Vita. Abstract. Includes bibliographical references (leaves 181-182). Also available via the Internet.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/26645838
Date January 1992
CreatorsChu, Ming-Cheung,
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceThis resource online

Page generated in 0.0024 seconds