Return to search

A self-timed implementation of the bi-way sorter systolic array processor /

Thesis (M.S.)--Rochester Institute of Technology, 1993. / Typescript. Includes bibliographical references.

Identiferoai:union.ndltd.org:OCLC/oai:xtcat.oclc.org:OCLCNo/31348774
Date January 1993
CreatorsDiamond, Mitchell S.
Source SetsOCLC
LanguageEnglish
Detected LanguageEnglish
SourceOnline version of thesis

Page generated in 0.0021 seconds